

Public Products List

PCN Title: VIPower M0L7: Activation of Singapore 8" (AMK8) as additional location beside Catania 8" (CT8)

PCN Reference: ADG/16/9987
PCN Created on: 08-Nov-2016

Subject: Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

VN7040ASTR	VND7050AJ12TR	VND7140AJ12TR
VND7140AJTR	VND7020AJTR	VND7050AJTR
VN7016AJTR	VN7040AJTR	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



de

VIPower M0L7: Activation of Singapore 8" (AMK8) as additional location beside Catania 8" (CT8)
WHAT:
Please be informed that we have completed the activities to qualify AMK8 as additional location beside Catania 8' (CT8) for VIPower M0L7 products.
WHY:
Double Source, Capacity increase and service Improvement.
WHO:
See list of products involved
WHEN:
Change will be implemented from end of April 2017 upon Customer Agreement
Samples are available on demand
Qualification report included in this communication (RR002716CT2235)
WHERE:

ST Singapore 8" wafer fab (AMK8)



VIPower M0L7 Technology

Ang Mo Kio SG8 (Singapore) 8 inch Wafer Fab second source qualification

	Revision history								
Rev.	Date of Release	Author	Changes description						
1.0	September 28, 2016	A. Vilardo - APG Q&R Catania	Creation						

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 1 of 10





	Table of contents								
Section	Pag	Content							
1	3	Reliability evaluations overview							
1.1	3	Objectives							
1.2	4	Results							
2	5	Traceability							
3	6	Reliability qualification plan and results – Summary table							
4	10	Extended reliability results (2x AEC-Q100 requirement)							

RR002716CT2235 Page: 2 of 10



- 1. Reliability evaluations overview

1.1 Objectives

Aim of this report is to present the results of the reliability evaluation performed on selected test vehicles designed in VIPower M0L7 Technology to qualify the ST SG8 Ang Mo Kio (Singapore) 8" Wafer Fab as second source for the mentioned silicon Technology products manufacturing.

These are single and double channels High-side drivers with Multi Sense analog feedback products for Automotive Applications assembled in SO8 and PSSO16 package.

Here below the chosen test vehicles:

Test vehicles general information									
Commercial Product	VN7040AS	VND7050AJ	VND7020AJ						
Product Line	XV14	XV17	VNY6						
Package	SO8	PSSO16	PSSO16						

The qualification has been performed according to **Grade 1** of the **AEC_Q100 Rev.H** specification following the path described here below:

Te	st group as per AEC-Q100 Rev.H	Performed (Y/N)	Comment
Α	Accelerated Environment Stress	Y	
В	Accelerated Lifetime Simulation	Y	
С	Package Assembly Integrity	Υ	
D	Die Fabrication Reliability	Υ	
Е	Electrical Verification	Υ	
F	Defect Screening	N	To be implemented starting from first production lot
G	Cavity Package Integrity	N	Not applicable

See details per each test group in section 3 of this report.

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 3 of 10



In the below table a comparison between the AEC-Q100 and ZVEI requirements vs the applied ST qualification plan is reported:

		Tes	t Grou	рΑ		Test G	est Group B Test Group C			Test Group D			Test Group E									
	тнв	AC	тс	PTC	HTSL	HTOL	ELFR	WBS	WBP	SD	PD	EM	TDDB	HCI	NBTI	SM	нвм	СДМ	LU	ED	ЕМС	sc
AEC-Q100	х	x	x	x		x	х	x	х			x	x	x	х	х	x	х	х	x		
ZVEI	x	x	x	x		x	х	x	х			x	х	x	х	х	x	х	х	x		
ST	x	x	x	x	x	x	х	x	х			x	х	x	х	х	x	х	х	x		

No deviation between AEC-Q100 / ZVEI requirements and ST qualification plan

1.2 Results

All reliability tests have been completed with positive results, neither functional nor parametric rejects were detected at final electrical testing.

The drift analysis showed a good stability for all the electrical parameters.

The Wire Bond Pull/Shear tests (WBP, WBS) as Package Assembly Integrity (test Group C) performed before and after the package oriented stress test pointed out neither abnormal break loads nor forbidden failure modes.

An extended reliability (2x AEC-Q100 requirement) trough selected stress test has been completed with positive results, also in this case neither functional nor parametric rejects were detected at final electrical testing.

Based on the overall positive results we consider the product AEC-Q100 Grade 1 qualified from a reliability point of view.

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 4 of 10





- 2. Traceability

	VN7040AS VND7050AJ							
	Wa	afer Fab Information						
Silicon process technology	VIPower M0L7							
Wafer fab manufacturing location		ST SG8 Ang Mo Kio (Singapore)						
Wafer diameter (inches)		8						
Die finishing back side		Ti-NiV-Au						
Die size (mm²)	2500x1530	2800x1930	4050x2140					
Metal levels / materials		2 Ti/TiN/Ti/AlCu/TiN (3.18 last)						
Die finishing front side		Teos + PTeos + SiOn + PIX						
Diffusion Lots #	VC602F7L	VC551F18	VC5085TP					
	As	sembly Information						
Package description	SO8	PSSC	016					
Assembly plant location	ST SHENZHEN (China)	ST SHENZHEN (China)	ST BOUSKOURA (Morocco)					
Wires bonding material/diameter	CU 1mils, Cu 2 mils	CU 1mils, C	U 2.5 mils					
Molding compound	SUMITOMO EME-G700KC	SUMITOMO E	EME-G700LS					
Die attach material	GLUE LOCTITE ABLESTIK QMI9507	PREFORM Pb/Ag	z/Sn 95.5/2.5/2					
Assembly Lot#	GK6171MV01	GK6140L901 CZ6160C5						
	Re	liability Information						
Reliability test execution location	lity test ST Catania (Italy)							

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 5 of 10



- 3. Reliability qualification plan and results

	Test group A: Accelerated Environment Stress											
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments							
A1	PC Pre Cond	- Preconditioning according to Jedec JESD22-A113F including 5 Temperature Cycling Ta=-40°C/+60°C - Reflow according to level 3 Jedec JSTD020E - 100 Temperature Cycling Ta=-50°C/+150°C			AC, TC, PTC, HTOL I with units soldered on PCB							
A2	THB Temp Humidity Bias	Ta=85°C, RH=85%, Vcc=24V for 1000 hours	77/3	0/77/3								
А3	AC Autoclave	ENV. SEQ. Environmental Sequence TC (Ta=-65°C / +150°C for 100 cycles) + AC (Ta=121°C, Pa=2atm for 96 hours)	77/3	0/77/3								
A4	TC Temp. Cycling	Ta=-65°C / +150°C for 500 cycles	77/3	0/77/3	1 Lot/vehicle PTC only on VND7020AJ							
A5	PTC Power Temp. Cycling	Ta=-40°C / +125°C for 1000 cycles Incandescent lamps loads 2xP27W+R5W each channel, ton=10ms, toff=30s, 120K activations within 1000cy	45/1	0/45/1								
A6	HTSL High Temp. Storage Life	Ta=150°C for 1000 hours.	45/3	0/45/3								

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 6 of 10



	Test group B: Accelerated Lifetime Simulation										
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments						
B1	HTOL High Temp. Op. Life	Bias Dynamic stress OLT (JESD22-A108) Tj=150°C, PWM=100Hz, D.C.=68%, 1000 hours. Duration according to Mission Profile based on Ea=0.7eV	80/3 1 Lot/vehicle 40pcs/channel used on dual channels	0/80/3	Used Load: VN7040AS: P27W+R5W lamps VND7050AJ: P27W lamps VND7050AJ: 2xP27W+R5W lamps						
B1	HTOL High Temp. Op. Life	Bias Static stress HTRB (JESD22-A108) Ta=125°C for 1000 hours	77/3	0/77/3	1 Lot/vehicle						
B2	ELFR Early Life Failure Rate	Parts submitted to HTOL per JESD22-A108 requirements; GRADE 1: 24 hours at 150°C	800/3	No fail	1 Lot/vehicle						
В3	EDR Endurance Data Retention	Only for memory devices	-	-	Not Applicable						

	Test group C: Package Assembly Integrity										
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments						
C1	WBS Wire Bond Shear		30 bonds /minimum 5 units/3 lots	All measurement within spec limits	1 Lot/vehicle						
C2	WBP Wire Bond Pull		30 bonds /minimum 5 units/3 lots	All measurement within spec limits	1 Louvernicie						
C3	SD Solderability		-	-	Not Applicable						
C4	PD Physical Dimensions		-	-	Not Applicable						
C 5	SBS Solder Ball Shear	Only for BGA package	-	-	Not Applicable						
C6	LI Lead Integrity	Not required for Surface Mount Devices	-	-	Not Applicable						

RR002716CT2235 Page: 7 of 10



	Test group D: Die Fabrication Reliability									
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments					
D1	EM Electromigration			Done						
D2	TDDB Time Dependent Dielectric Breakdown			Done						
D3	HCI Hot Carrier Injection			Done						
D4	NBTI Negative Bias Temperature Instability			Done						
D5	SM Stress Migration			Done						

Test group E: Electrical Verification						
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments	
E2	ESD HBM		3 lots	Output, Input, SEn, SELx, VCC, FR_Stby: ±4.0kV MultiSense: ±2.0kV	1 Lot/vehicle	
E3	ESD CDM		3 lots	±750V	1 Lot/vehicle	
E4	LU Latch-Up		6/3	Inj-Low/Inj-High @ 25°C and 125°C: ±100mA all pins Inj+Low/Inj+High @ 25°C and 125°C: ±100mA all pins Overvoltage: passed	1 Lot/vehicle	
E 5	ED Electrical Distributions		30/3	Done	1 Lot/vehicle	
E 9	EMC Electromagnetic Compatibility		-	-	Not Applicable	
E10	SC Short Circuit Characterization	According to AEC-Q100-012	-	Not Applicable		

RR002716CT2235 Page: 8 of 10



Test group F: Defects Screening Tests						
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments	
F1	PAT Process Average Testing		Not performed on qualification lots listed on traceability section of this report.			
F2	SBA Statistical Bin/Yield Analysis		To be implemented starting from first production lot			

Test group G: Cavity Package Integrity Tests						
AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments	
G1	MS Mechanical Shock					
G2	VFV Variable Frequency Vibration					
G3	CA Constant Acceleration	Not applicable: not for plastic packaged devices				
G4	GFL Gross/Fine Leak					
G 5	DROP Package Drop					
G6	LT Lid Torque					
G 7	DS Die Shear					
G8	IWV Internal Water Vapor					

RR002716CT2235 Page: 9 of 10



- 4. Extended reliability results (2x AEC-Q100)

AEC #	Test Name	STM Test Conditions	Sample Size/ Lots	Results Fails/SS/Lots	Comments
A2	THB Temp Humidity Bias	Ta=85°C, RH=85%, Vcc=24V for 2000 hours	77/3	0/77/3	
A4	TC Temp. Cycling	Ta=-65°C / +150°C for 1000 cycles	67/3	0/67/3	
A6	HTSL High Temp. Storage Life	Ta=150°C for 2000 hours	35/3	0/35/3	1 Lot/vehicle
B1	HTOL High Temp. Op. Life	Bias Dynamic stress OLT (JESD22-A108) Tj=150°C for 2000 hours	77/3	0/77/3	
B1	HTOL High Temp. Op. Life	Bias Static stress HTRB (JESD22-A108) Ta=125°C for 2000 hours	77/3	0/77/3	

<u>Disclaimer:</u> this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile and release them to mass production for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement by STMicroelectronics.

RR002716CT2235 Page: 10 of 10