ANALOG Product/Process Change Notice - PCN 23_0142 Rev. -

Analog Devices, Inc. One Analog Way, Wilmington, MA 01887, USA

This notice is to inform you of a change that will be made to certain ADI products (see Appendix A) that you may have purchased in the last 2 years. Any inquiries or requests with this PCN (additional data or samples) must be sent to ADI within 30 days of publication date. ADI contact information is listed below.

PCN Title:	Qualification of Alternate Fab Site for eFlash Products
Publication Date:	14-Sep-2023
Effectivity Date:	17-Dec-2023 (the earliest date that a customer could expect to receive changed material)
Revision Description:	Initial Release.

Description Of Change:

Analog Devices is adding TSMC Fab 11, USA as an alternate Wafer Fab site to TSMC Fab 3, Taiwan for eFlash products.

Reason For Change:

This change will ensure manufacturing agility and continuity of supply.

Impact of the change (positive or negative) on fit, form, function & reliability:

There is no impact to fit, form, function, or reliability.

Summary of Supporting Information:

Qualification has been performed per AEC-Q100, Stress Test Qualification for Integrated Circuits. See attached Qualification Results Summary.

Supporting Documents

Attachment 1: Type: Delta Qualification Matrix

ADI_PCN_23_0142_Rev_- PCN-Delta-Qualification-Matrix-ZVEI-5_0_16.xlsm...

Attachment 2: Type: Qualification Results Summary

ADI_PCN_23_0142_Rev_-_Reliability Report.pdf...

Note: If applicable, the device material declaration will be updated due to material change.

ADI Contact Information:

For questions on this PCN, please send an email to the regional contacts below or contact your local ADI sales representatives.

Americas:	Europe:	Japan:	Rest of Asia:
PCN_Americas@analog.com	PCN_Europe@analog.com	PCN_Japan@analog.com	PCN_ROA@analog.com

Appendix A - Affected ADI Models: Added Parts On This Revision - Product Family / Model Number (3)

ADUCM330WFS/ADUCM330WFSBCPZ-RL

ADUCM331WFS/ADUCM331WFSBCPZ-RL

ADUCM342/ADUCM342WFSBCPZ-RL

Appendix B - Revision History:						
Rev Publish Date Effectivity Date Rev Description						
Rev	14-Sep-2023	17-Dec-2023	Initial Release.			





Report Title:	eFlash Products at TSMC Fab11 Qualification
Report Number:	20222
Revision:	С
Date:	07 September 2023



Summary

This report documents the interim result of the reliability qualification requirements for the release of the eFlash products at TSMC Fab 11.

AEC Test Group	AEC Stress Test Name	Abbreviation	AEC Test#	Reference		
	Preconditioning	PC	A1			
<u>Group A</u> ACCELERATED	Temperature Humidity Bias or Biased-HAST	THB or HAST	A2			
	Autoclave or Unbiased HAST or Temperature Humidity (without Bias)	AC, UHST, or TH	A3	Table 2		
ENVIRONMENT	Temperature Cycle	TC	A4	<u>Table Z</u>		
STRESS TESTS	Power Temperature Cycling	PTC	A5			
	High Temperature Storage Life	HTSL	A6			
Group B	High Temperature Operating Life	HTOL	B1			
ACCELERATED	Early Life Failure Rate	ELFR	B2	Table 2		
SIMULATION TESTS	NVM Endurance, Data Retention, and Operational Life	EDR	В3			
	Wire Bond Shear	WBS	C1			
Group C	Wire Bond Pull Strength	WBP	C2	 Test C2 (and C1 for Cu Wire) are shown in Table 2 		
PACKAGE	Solderability	SD	C3	 Tests C3-6 are qualified and 		
ASSEMBLY	Physical Dimensions	PD	C4	controlled with inline		
INTEGRITY TESTS	Solder Ball Shear	SBS	C5	monitors and may be viewed		
	Lead Integrity	LI	C6	on-site at Analog Devices.		
	Electromigration	EM	D1			
Group D	Time Dependent Dielectric Breakdown	TDDB	D2	Die Fabrication Reliability data		
DIE FABRICATION	Hot Carrier Injection	HCI	D3	may be viewed on-site at		
RELIABILITY TESTS	Negative Bias Temperature Instability	BTI	D4	Analog Devices.		
	Stress Migration	SM	D5			
	Pre- and Post-Stress Electrical Test	TEST	E1			
	Electrostatic Discharge Human Body Model	НВМ	E2	Table 3		
	Electrostatic Discharge Charged Device Model	CDM	E3	Table 4		
	Latch-Up	LU	E4			
<u>Group E</u>	Electrical Distributions	ED	E5	 For Tests E5, E6 and E7, ADI 		
ELECTRICAL	Fault Grading	FG	E6	New Product Yield Analysis		
TESTS	Characterization	CHAR	E7	O100 requirements		
.20.0	Electromagnetic Compatibility	EMC	E9	Results for Tests E7-E11 are		
	Short Circuit Characterization	SC	E10	available as applicable on a case		
	Soft Error Rate	SER	E11	by case basis.		
	Lead (Pb) Free	LF	E12	• Test E12 results may be viewed on-site at Analog Devices		
Group F	Process Average Test	PAT	F1	ADI New Product Yield Analysis		
TESTS	Statistical Bin/Yield Analysis	SBA	F2	Q100 Requirements.		
	Mechanical Shock	MS	G1			
	Variable Frequency Vibration	VFV	G2			
	Constant Acceleration	CA	G3			
Group G	Gross/Fine Leak	GFL	G4	< Applicable only for Cavity-		
INTEGRITY TESTS	Package Drop	DROP	G5	Packages>		
	Lid Torque	LT	G6	7		
	Die Shear	DS	G7			
F	Internal Water Vapor	IWV	G8			

AECQ100 Qualification Test Methods and Summary



Die/Fab Product Characteristics

Product Characteristics	Product to b	be qualified			
Generic/Root Part #	ADUCM342				
Die Id	TMSK07/A	TMJW78/A			
Die Size (mm)	3.54 x 3.48	1.56 x 1.81			
Wafer Fabrication Site	TSMC Fab11	TSMC Fab8			
Wafer Fabrication Process	0.18 μm CMOS Flash	0.18 μm DMOS			
Die Substrate	Si	Si			
Metallization / # Layers	AlCu(0.5%)/5	AlCu(0.5%)/5			
Polyimide	Yes	Yes			
Passivation	HDP undoped oxide/Oxide & Nitride	undoped-oxide/SiN			

Table 1: Die/Fab Product Characteristics



Die/Fab Test Results

Test Name	AEC	Spec	Conditions	Generic/Root	Lot #	Fail/SS	eTest		
root numo	#	opee	Conditione	Part #	Lot "	1 417 00	Temp		
					Q20222.1.HO1	0/77	RHC		
Preconditioning	A1	J-STD-020	MSL-3	ADUCM342	Q20222.2.HO2	0/77	RHC		
					Q20222.3.HO3	0/77	RHC		
			130C 85%RH		Q17582.1.HA1	0/77	RH		
HAST ¹	A2	JESD22-A110	33.3 psia, Biased 96	ADUCM341	Q17582.2.HA2	0/77	RH		
			Hours		Q17582.3.HA3	0/77	RH		
					Q17582.1.UH1	0/77	R		
Unbiased HAST ¹	A3	JESD22-A118	130C 85%RH 33.3 psia,	ADUCM341	Q17582.1.UH1	0/77	R		
			50 110013		Q17582.1.UH1	0/77	R		
			-65°C/+150°C, 1000 Cycles		Q20222.1.TC1	0/77	RH		
Temperature Cycling (TC) ¹	A4	JESD22-A104		ADUCM342	Q20222.2.TC2	0/77	RH		
					Q20222.3.TC3	0/77	RH		
High Temperature Storage Life (HTSL)	A6	JESD22-A103	150°C, 1,000 Hours	ADUCM342	Q20222.1.HS1	0/45	RHC		
	B1	JESD22-A108	Ta=125°C <tj<135°c, Biased, 500 Hours</tj<135°c, 	ADUCM342	Q20222.1.HO1	0/77	RHC		
High Temperature Operating					Q20222.2.HO2	0/77	RHC		
					Q20222.3.HO3	0/77	RHC		
		AEC-Q100- 008	Ta=125°C <tj<135°c, Biased, 48 Hours</tj<135°c, 	ADUCM342	Q20222.1.EL1	0/800	RH		
Early Life Failure Rate (ELFR)	B2				Q20222.2.EL2	0/800	RH		
					Q20222.3.EL3	0/800	RH		
					Q20222.1.DRH1	0/77	RH		
NVM Endurance, Data Retention ³	B3	JESD22-A117	Ta=150°C, 500 Hours	ADUCM342	Q20222.2.DRH2	0/77	RH		
Recention					Q20222.3.DRH3	0/77	RH		
					Q20222.1.DRC1	0/77	R		
NVM Endurance, Data Retention ⁴	B3	JESD22-A117	Ta=25°C, 500 Hours	ADUCM342	Q20222.2.DRC2	0/77	R		
					Q20222.3.DRC3	0/77	R		
Low Temperature Operating Life (LTOL) ^{1,5}	-	JESD22-A108	-40°C, Biased, 500 Hours	ADUCM342	Q20222.1.LO1	0/77	RHC		
Wire Bond Pull – Post TC	C3	AEC-Q003	3 gF	ADUCM342	Q20222.1.WPT01	0/5	-		

Table 2: Reliability Test Results

<u>Return</u>

¹These samples were subjected to preconditioning at MSL 3 with 3x reflow peak temp of 260°C prior to the start of the stress test.

² These samples were subjected to a 4hrs HTS bake at 180degC followed by 10k Endurance cycling at 115degC prior to HTOL

³These samples were subjected to 10k Endurance cycling at 115degC

⁴ These samples were subjected to 10k Endurance cycling at 25degC

⁵These samples were subjected to a 4hrs HTS bake at 180degC followed by 10k Endurance cycling at -40degC prior to LTOL



<u>Return</u>

ESD and Latch-Up Test Results

Table 3: ESD Test Result								
ESD	Generic/Root	Packago	ESD Test	RC	Highest Pass	Class	eTest	
Model	Part #	гаскауе	Spec	Network	Level			
					±750V (all pins)	C2b	RH	
FICDM	ADUCM342	32-LFCSP	AEC Q100-011	1Ω, Cpkg	±1000V (corner pins)	C3	RH	
НВМ	ADUCM342	32-LFCSP	JS-001	1.5kΩ, 100pF	±4000V	3A	RH	

Table 4: Latch Up Test Result

LU Test Spec	Generic/Root Part #	eric/Root Passing Passing Over- Part # Current Voltage		Temperature (T _A)	Class	eTest
JESD78	ADUCM342	+200mA, -200mA	+4.95V	125°C	Ш	RH

Approvals:

Reliability Engineer: Roz Rosano