



# PRODUCT/PROCESS CHANGE NOTIFICATION

---

PCN IPD-PWR/12/7104  
Notification Date 02/21/2012

---

**Front-End Capacity Extension for STripFET Technology -  
Grace Foundry (China)**

**Table 1. Change Implementation Schedule**

Forecasted implementation date for change	17-Feb-2012
Forecasted availability date of samples for customer	17-Feb-2012
Forecasted date for <b>STMicroelectronics</b> change Qualification Plan results availability	17-Feb-2012
Estimated date of changed product first shipment	22-May-2012

**Table 2. Change Identification**

Product Identification (Product Family/Commercial Product)	see attached list
Type of change	Waferfab process change
Reason for change	To optimize Power MOSFET productivity and ST's Wafer FAB utilization
Description of the change	Following the continuous improvement of our service and in order to rationalize and optimize Power MOSFET productivity, this document is announcing that STripFET Technology, currently manufactured in Ang Mo Kio (Singapore) Wafer FAB, will be also produced in the Grace Foundry (China) plant. STripFET Technology produced in Grace Foundry (China), guarantees the same quality and electrical characteristics as reported in the relevant data sheet. Devices used for qualification are available as Samples.
Product Line(s) and/or Part Number(s)	See attached
Description of the Qualification Plan	See attached
Change Product Identification	Internal codification, product marking, labelling and Q.A. number
Manufacturing Location(s)	



## DOCUMENT APPROVAL

Name	Function
Mottese, Anna	Division Marketing Manager
Wilson, Ian	Division Product Manager
Falcone, Giuseppe	Division Q.A. Manager

Dear Customer,

Please be informed that STripFET™ Technology, currently manufactured in Ang Mo Kio (Singapore) Wafer FAB, will be also produced in the Grace Foundry (China) plant.

The involved product series and affected Technologies are listed in the table below:

Product Family	Technology	Commercial Product / Series
Power MOSFET Transistors	STripFET™ V STripFET™ VI DeepGATE™	See attached list

Any other product related to the above table, even if not expressly included or partially mentioned in the attached list, is affected by this change.

**Qualification program and results availability:**

The reliability test report is provided in attachment to this document.

**Samples availability:**

Samples of the test vehicle devices will be available on request starting from week 07-2012.

Any other sample request will be processed and scheduled by Power Transistor Division upon request.

Product Family	Package	Part Number - Test Vehicle
Power MOSFET Transistors	IPAK DPAK	STU60N3LH5 STD95N3LLH6

**Change implementation schedule:**

The first shipments will be implemented according to our work in progress and materials availability:

Product Family	1st Shipments
Power MOSFET Transistors	From Week 20-2012

**Marking and traceability:**

Unless otherwise stated by customer specific requirement, traceability of STripFET™ Technology, manufactured in the Grace Foundry (China) plant, will be ensured by internal codification, product marking, labelling and Q.A. number.

Sincerely Yours.





**Reliability Report  
 On  
 Front-End Capacity Extension for  
 StripFET™ Technology -  
 Grace Foundry (China)**

General Information	
<b>Product Lines</b>	5H33, 6L34
<b>Product Description</b>	N-Channel Power MOSFET
<b>Commercial Products</b>	STU60N3LH5 STD95N3LLH6
<b>Product Group</b>	IMS – IPD
<b>Product division</b>	Power Transistor Division
<b>Package</b>	IPAK/DPAK
<b>Silicon Process technology</b>	StripFET™ Enhancement/DeepGate N-channel Power MOSFET

Locations	
<b>Wafer fab</b>	<i>Grace Foundry (China)</i>
<b>Assembly plant</b>	<i>ST Shenzhen (China)</i>
<b>Reliability Lab</b>	<i>IMS-IPD Catania Reliability Lab</i>

**DOCUMENT INFORMATION**

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	January 2012	8	C. Cappello	G. Falcone	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.  
 This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



## TABLE OF CONTENTS

<b>1</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS .....</b>	<b>3</b>
<b>2</b>	<b>GLOSSARY .....</b>	<b>3</b>
<b>3</b>	<b>RELIABILITY EVALUATION OVERVIEW .....</b>	<b>3</b>
3.1	OBJECTIVES .....	3
3.2	CONCLUSION .....	3
<b>4</b>	<b>DEVICE CHARACTERISTICS .....</b>	<b>4</b>
4.1	DEVICE DESCRIPTION .....	4
4.2	CONSTRUCTION NOTE .....	4
<b>5</b>	<b>TESTS RESULTS SUMMARY .....</b>	<b>6</b>
5.1	TEST VEHICLE .....	6
5.2	RELIABILITY TEST PLAN AND RESULTS SUMMARY .....	6
<b>ANNEXES 6.0</b>	<b>.....</b>	<b>8</b>
6.1	TESTS DESCRIPTION .....	8



## **1 APPLICABLE AND REFERENCE DOCUMENTS**

<b>Document reference</b>	<b>Short description</b>
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

## **2 GLOSSARY**

<b>DUT</b>	Device Under Test
<b>SS</b>	Sample Size

## **3 RELIABILITY EVALUATION OVERVIEW**

### **3.1 Objectives**

Qualification of Power MOSFET Transistors made in Grace Foundry (China).

### **3.2 Conclusion**

The reliability tests have shown the good performances of the devices toward the environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.





## **4 DEVICE CHARACTERISTICS**

### **4.1 Device description**

Power MOSFET technology.

### **4.2 Construction note**

**D.U.T.: STU60N3LH5**

**LINE: 5H33**

**PACKAGE: IPAK**

<b>Wafer/Die fab. information</b>	
Wafer fab manufacturing location	<i>Grace Foundry (China)</i>
Technology	StripFET™ Enhancement N-channel Power MOSFET
Die finishing back side	Ti/Ni/Ag
Die size	2280 x 1730 μm <sup>2</sup>
Metal	Al/Cu
Passivation type	No PASSIVATION

<b>Wafer Testing (EWS) information</b>	
Electrical testing manufacturing location	<i>Ang Mo Kio (Singapore)</i>
Test program	WPIS

<b>Assembly information</b>	
Assembly site	<i>ST Shenzhen (China)</i>
Package description	IPAK
Molding compound	Epoxy Resin
Frame material	Raw Copper
Die attach process	Soft Solder
Die attach material	Pb/Ag/Sn
Wire bonding process	Ultrasonic
Wires bonding materials	Al/Mg 5 mils Gate Al 10 mils Source
Lead finishing/bump solder material	Pure Tin

<b>Final testing information</b>	
Testing location	<i>ST Shenzhen (China)</i>
Tester	IP TEST



**D.U.T.: STD95N3LLH6**

**LINE: 6L34**

**PACKAGE: DPAK**

<b>Wafer/Die fab. information</b>	
Wafer fab manufacturing location	<i>Grace Foundry (China)</i>
Technology	STripFET™ DeepGATE™ Power MOSFET
Die finishing back side	Ti/Ni/Ag
Die size	2500 x 2200 $\mu\text{m}^2$
Metal	Al/Cu
Passivation type	No PASSIVATION

<b>Wafer Testing (EWS) information</b>	
Electrical testing manufacturing location	<i>Ang Mo Kio (Singapore)</i>
Test program	WPIS

<b>Assembly information</b>	
Assembly site	<i>ST Shenzhen (China)</i>
Package description	DPAK
Molding compound	Epoxy Resin
Frame material	Raw Copper
Die attach process	Soft Solder
Die attach material	Pb/Ag/Sn
Wire bonding process	Ultrasonic
Wires bonding materials	Al/Mg 5 mils Gate Al 15 mils Source
Lead finishing/bump solder material	Pure Tin

<b>Final testing information</b>	
Testing location	<i>ST Shenzhen (China)</i>
Tester	IP TEST



## 5 TESTS RESULTS SUMMARY

### 5.1 Test vehicle

Lot #	Process/ Package	Product Line	Comments
1	STU60N3LH5	5H33	Power MOSFET
2			Power MOSFET
3			Power MOSFET
1	STD95N3LLH6	6L34	Power MOSFET
2			Power MOSFET
3			Power MOSFET

### 5.2 Reliability test plan and results summary

**D.U.T.: STU60N3LH5**

**LINE: 5H33**

**PACKAGE: IPAK**

Test	Std ref.	Conditions	SS	Steps	Failure/SS	Note
HTRB	JESD22 A-108	TA = 175°C, V bias=24V	77 x 3 lots	1000 H	0/231	
HTGB	JESD22 A-108	Tj=150°C, Vbias=20V	77 x 3 lots	1000 H	0/231	
AC	JESD22 A-102	Pa=2Atm / Ta=121°C	77 x 3 lots	96 H	0/231	
H3TRB	JESD22 A-101	TA=85°C, RH=85% Vbias=30V	77 x 3 lots	1000 H	0/231	
HTSL	JESD22 A-103	Ta = 175°C	77 x 1 lot	1000H	0/77	
TC	JESD22 A-104	TA=-65°C TO 150°C (1 HOUR/CYCLE)	77 x 1 lot	500 cy	0/77	
TF / IOL	Mil-STD 750D Method 1037	ΔTc=+105°C Pd=2 W	20 x 1 lot	10K cy	0/20	



**D.U.T.: STD95N3LLH6**

**LINE: 6L34**

**PACKAGE: DPAK**

Test	Std ref.	Conditions	SS	Steps	Failure/SS	Note
HTRB	JESD22 A-108	TA = 175°C, V bias=24V	77 x 3 lots	1000 H	0/231	
HTGB	JESD22 A-108	Tj=150°C, Vbias=20V	77 x 3 lots	1000 H	0/231	
PC	JESD22 A-108	DRYNG 24H @ 125°C STORE 168H @ TA=85°C RH=85% Reflow @ 260°C 3 times	All devices to be submitted to H3TRB, TC, AC, IOL	-	0/559	
AC	JESD22 A-102	Pa=2Atm / Ta=121°C	77 x 3 lots	96 H	0/231	
H3TRB	JESD22 A-101	TA=85°C, RH=85% Vbias=30V	77 x 3 lots	1000 H	0/231	
HTSL	JESD22 A-103	Ta = 175°C	77 x 1 lot	1000H	0/77	
TC	JESD22 A-104	TA=-65°C TO 150°C (1 HOUR/CYCLE)	77 x 1 lot	500 cy	0/77	
TF / IOL	Mil-STD 750D Method 1037	ΔTc=+105°C Pd=2 W	20 x 1 lot	10K cy	0/20	



## ANNEXES 6.0

### 6.1 Tests Description

Test name	Description	Purpose
<b>HTRB</b> High Temperature Reverse Bias  <b>HTGB</b> High Temperature Forward (Gate) Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: <ul style="list-style-type: none"><li>• low power dissipation;</li><li>• max. supply voltage compatible with diffusion process and internal circuitry limitations;</li></ul>	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.
<b>HTSL</b> High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding.
<b>PC</b> Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	To verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.
<b>AC</b> Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
<b>TC</b> Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>TF / IOL</b> Thermal Fatigue / Intermittent Operating Life	The device is submitted to cycled temperature excursions generated by power cycles (ON/OFF) at T ambient.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>H3TRB</b> Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE ( AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION ), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

©2012 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

