

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN APM/10/5864 Notification Date 09/03/2010

Capacity extension in the ST site of Longgang - China for the DPAK, IPAK and PPAK packages

Table 1. Change Implementation Schedule

Forecasted implementation date for change	17-Oct-2010
Forecasted availabillity date of samples for customer	01-Oct-2010
Forecasted date for STMicroelectronics change Qualification Plan results availability	27-Aug-2010
Estimated date of changed product first shipment	03-Dec-2010

Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	see attached list
Type of change	Package assembly location change
Reason for change	to increase our manufacturing capacity
Description of the change	In our progress to rationalize the manufacturing processes and progressively expand the production capacity, please be informed that products housed in the DPAK/IPAK/PPAK packages, currently manufactured in the Shenzhen (China) plant, will shortly be available from the site of Longgang (China).
Product Line(s) and/or Part Number(s)	See attached
Description of the Qualification Plan	See attached
Change Product Identification	see annex
Manufacturing Location(s)	

Table 3. List of Attachments

Customer Part numbers list	
Qualification Plan results	

	>\$
Customer Acknowledgement of Receipt	PCN APM/10/5864
Please sign and return to STMicroelectronics Sales Office	Notification Date 09/03/2010
Qualification Plan Denied	Name:
Qualification Plan Approved	Title:
	Company:
🗖 Change Denied	Date:
Change Approved	Signature:
Remark	

Name	Function
Giuffrida, Antonino	Division Marketing Manager
Caizzone, Francesco	Division Product Manager
Vitali, Gian Luigi	Division Q.A. Manager

DOCUMENT APPROVAL

WHAT:

In our progress to rationalize the manufacturing processes and progressively expand the production capacity, please be informed that products housed in the DPAK/IPAK/PPAK packages, currently manufactured in the Shenzhen (China) plant, will shortly be available from the site of Longgang (China).

For the complete list of the part numbers affected by this change, please refer to the attached Products list.

WHY:

To increase our manufacturing global capacity for a better service to our customers on the affected products, by optimizing ST's leading-edge Longgang packaging and testing facility in China.

HOW:

This capacity expansion will be achieved by keeping **same processes** and **B.O.M** (Bill of materials) currently used in the Shenzhen Site, maintaining unaltered the **electrical**, **dimensional** and **thermal** parameters and keeping all information reported in the relevant product-datasheets, unchanged.

There is as well no variations in the **packing process** and in the **standard delivery quantities** either. All verifications are included in the qualification programs.

The preconditioning tests before reliability testing for the **DPAK/PPAK** packages have been performed following the **J-STD-020-D** recommendation for **MSL 1**.

The products will be delivered from the Longgang Site, will be compliant with the RoHS* directive (ECOPACK®1 ST grade).

(*) Restriction of the use of certain Hazardous Substances

Qualification program and results:

The qualification program consists of comparative **electrical characterizations** and **reliability tests**. The **preliminary reliability reports** for the transferred assembly line are annexed to the present document.

WHEN:

The final reliability reports will be available on request from October 1st 2010, therefore, Then massive production from the Longgang Site, is planned for the end of Q4-2010.

Samples of test vehicles are available now. **Other samples** of devices produced in the Longgang plant will be available on request from **October 1st 2010**.

Production start and first shipments will occur as indicated in the table below.

Product sub-Family	1st Shipments
All involved devices	From Week 48-2010

Following Jedec Standard No. 46-C, lack of acknowledgement of the PCN within **30** days will constitute acceptance of the change. After acknowledgement, lack of additional response within the **90 day period** from PCN notification will constitute acceptance of the change. In any case, first shipments may start earlier with customer's written agreement.

MARKING AND TRACEABILITY:

Unless otherwise stated by customer specific requirement, parts assembled in the Longgang plant will be indicated as below:

Assembly location	Assy _plant_	Seq. nbr	Diffusion _ plant _	Country _of origin_	Date Code (3 digits)
Longgang (New)	G4	LLL	XX	CHN	YWW Y = 1 digit indicating the year WW = 2 digits indicating the week number

The full traceability of the parts assembled in the Longgang plant will be ensured by the **date code** by an **internal codification**, and by the **Q.A. number**.

Annex: Preliminary Reliability Reports



Reliability Evaluation Report on

DPAK Package assembled in LGG

EME-7026 Molding compound

T.V.: LD1117DTTR, KSAD line

General In	formation	Loca	ations
Product Line	KSAD	Wafer fab	AMK6
Product Description	RGGR*KSADAA6		
P/N	LD1117DTTR		
Product Group	APM	Assembly plant	LGG
Product division	IPC VR		
Package	DPAK		O tania
Silicon Process technology	BIP	Reliability Lab	Catania
		Baliability accomment	Reas
		Reliability assessment	rass

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	20-August-2010	8	Alfio Rao	Giovanni Presti	Preliminary Report

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	3
2	GLOSSARY	3
3	RELIABILITY EVALUATION OVERVIEW	3
	3.1 OBJECTIVES	3
	3.2 CONCLUSION	3
4	DEVICE CHARACTERISTICS	3
	4.1 DEVICE DESCRIPTION	3
	4.2 CONSTRUCTION NOTE	4
5	TESTS RESULTS SUMMARY	5
	5.1 TEST VEHICLE	5
	5.2 TEST PLAN AND RESULTS SUMMARY	5
6	ANNEXES	6
	6.1 DEVICE DETAILS	6
	6.2 TESTS DESCRIPTION	8



<u>1</u> APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits
AEC-Q100	Stress test qualification for automotive grade integrated circuits

2 GLOSSARY

DUT	Device Under Test
SS	Sample Size

<u>3 RELIABILITY EVALUATION OVERVIEW</u>

3.1 Objectives

To qualify DPAK line in LGG assembly plant. Test Vehicle: *KSAD - LD1117DTTR, Std* resin EME-7026

3.2 Conclusion

Preliminary reliability results are positive

4 DEVICE CHARACTERISTICS

4.1 Device description

The LD1117 is a low drop voltage regulator able to provide up to 800 mA of output current, available even in adjustable version (VREF = 1.25 V). Concerning fixed versions, are offered the following output voltages: 1.2 V, 1.8 V, 2.5 V, 2.85 V, 3.0 V, 3.3 V and 5.0 V. The 2.85 V type is ideal for SCSI-2 lines active termination.



4.2 Construction note

	P/N: LD1117DTTR
Wafer/Die fab. information	
Wafer fab manufacturing location	АМК6 6"
Technology	BIPOLAR
Process family	BIPOLAR
Die finishing back side	CHROMIUM/NICKEL/GOLD
Die size	1990,1860 um
Bond pad metallization layers	1
Passivation type	SiN
Wafer Testing (EWS) information	
Electrical testing manufacturing location	APEE Asia Pac EWS
Tester	QT200
Test program	KSXXEQXX.CTS vers. WAD
Assembly information	
Assembly information Assembly site	LGG
Assembly information Assembly site Package description	LGG TO-252 DPAK Cu Wire
Assembly information Assembly site Package description Molding compound	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026
Assembly information Assembly site Package description Molding compound Die attach process	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER
Assembly information Assembly site Package description Molding compound Die attach process Die attach material	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057)
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process Wires bonding materials/diameters	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire 1.5MIL Cu wire
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process Wires bonding materials/diameters Lead finishing/bump solder material	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire 1.5MIL Cu wire 100% Sn plating
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process Wires bonding materials/diameters Lead finishing/bump solder material Final testing information	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire 1.5MIL Cu wire 100% Sn plating
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process Wires bonding materials/diameters Lead finishing/bump solder material Final testing information Testing location	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire 1.5MIL Cu wire 100% Sn plating
Assembly information Assembly site Package description Molding compound Die attach process Die attach material Die pad size Wire bonding process Wires bonding materials/diameters Lead finishing/bump solder material Final testing information Testing location Tester	LGG TO-252 DPAK Cu Wire SUMITOMO EME7026 SOLF SOLDER Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD(5XP92057) 3.0 x 4.2mm Thermosonic Bonding Copper wire 1.5MIL Cu wire 1.00% Sn plating STS QT200



5 TESTS RESULTS SUMMARY

5.1 Test vehicle

P/N: LD1117DTTR

Lot	Diffusion Lot	Assy Lot	Trace Code	Process/ Package	Product Line	Comments
1	V6007EE7	KSAD01N	RGGR*KSADAA6	DPAK	KSAD	
2	V6007EE7	KSAD02N	RGGR*KSADAA6	DPAK	KSAD	
3	V6004KLJ	KSAD03N	RGGR*KSADAA6	DPAK	KSAD	

5.2 Test plan and results summary

F	P/N: LD1117DTTR								
Tost	DC	Std rof	Conditions	22	Stone	Fa	ailure/SS		Noto
1631	FC	Stu lei.	Conditions	33	Steps	Lot 1	Lot 2	Lot 3	NOLE
Die Oriented Tests									
		JESD22			168 H	0/77	-	-	
HTB	Ν	A-108	Tj = 125℃, BIAS= +15 V		500 H	0/77	-	-	
		11100			1000 H	running	-	-	
		JESD22			168 H	0/45	0/45	0/45	
HTSL	Ν	A-103	Ta = 150°C		500 H	0/45	0/45	0/45	
		11100			1000 H	running	running	running	
Package	e Ori	ented Tests							
			Drying 24 H @ 125℃		Final	Pass			
PC		Δ_113	Store 168 H @ Ta=85°C Rh=85%		Final		Pass		
		Over Reflow @ Tpeak=260°C 3times			Final			Pass	
AC	Y	JESD22 A-102	Pa=2Atm / Ta=121℃		96h	0/77	0/77	0/77	
					100 cy	0/77	0/77	0/77	
TC	Y	Δ-104	Ta = -65℃ to 150℃		200 cy	0/77	0/77	0/77	
				500 cy	running	running	running		
			Ta - 85° RH - 85%		168 H	0/77	0/77	0/77	
THB	$ \mathbf{B} \mathbf{Y} = 0500, \ \mathbf{N} = 05\%, \ \mathbf{B} \mathbf{A}_{-101} = \mathbf{B} \mathbf{A}_{-1} = 12 \text{ V}$			500 H	0/77	0/77	0/77		
			DIA3= +12 V		1000 H	running	running	running	



6 ANNEXES

6.1 Device details

6.1.1 Pin connection

Pin connections (top view)



6.1.2 Block diagram





6.1.3 Package outline/Mechanical data

	Type STD-ST				
Dim.	mm.				
	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
с	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1		5.10			
E	6.40		6.60		
E1		4.70			
e		2.28			
e1	4.40		4.60		
н	9.35		10.10		
L	1.00				
L1		2.80			
L2		0.80			
L4	0.60		1.00		
R		0.20			
V2	0°		8°		



Note: 1 Maximum resin gate protrusion: 0.5 mm. 2 Maximum resin protrusion: 0.25 mm.



REL-6043-278-W-10

6.2 Tests Description

Test name	Description	Purpose	
Die Oriented			
HTB High Temperature Bias	The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition.	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults.	
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire- bonds solder joint ageing, data retention faults, metal stress-voiding.	
Package Oriented			
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.	
AC Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.	
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.	
THB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.	



Reliability Evaluation Report *QUALIFICATION DPAK / IPAK LGG*

General In	formation		Locations
Product Line	PL 58	Wafer fab	ST TOURS (France)
Product Description	SCR, Triac & ACS		
P/N	All AC Switches in DPAK/ IPAK packages	Assembly plant	ST LONGGANG (china)
Product Group	IMS		
Product division	APM		
Package	DPAK	Reliability Lab	ST TOURS (France)
Silicon Process technology	Planar, mesa and top glass		
		Reliability asses	sment Pass

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1	08/19/10	8	Samuel Ducret	Guy Cazaubon	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	3
2	GLOSSARY	3
3	RELIABILITY EVALUATION OVERVIEW	3
	3.1 OBJECTIVES	3
	3.2 CONCLUSION	3
4	DEVICE CHARACTERISTICS	4
	4.1 DEVICE DESCRIPTION	4
	4.2 CONSTRUCTION NOTE	4
5	TESTS RESULTS SUMMARY	6
	5.1 TEST VEHICLE	6
	5.2 TEST PLAN AND RESULTS SUMMARY	6
6	ANNEXES	8
	6.1 TESTS DESCRIPTION	8



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

2 GLOSSARY

DUT	Device Under Test	
PCB	Printed Circuit Board	
SS	Sample Size	
PC	Pre-conditionning	
ТС	Temperature Cycling	
PCT	Pressure Pot 2 bars	
PC	Preconditionning	

<u>3 RELIABILITY EVALUATION OVERVIEW</u>

3.1 **Objectives**

The objective of this project is to qualify the DPAK/IPAK in LGG for the Scr's, the Triacs and the ACS parts. The assembly process of these parts will be transferred from STS standard DPAK line to LGG.

This reliability plan includes T835-600B/B, ACS120-7SB/B and TN1515-600BTR/B parts.

3.2 **Conclusion**

The reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime. So these preliminary reliability results are positive.



4 DEVICE CHARACTERISTICS

4.1 **Device description**

The Vehicules tests are the:

- T835-600B/B from the triac family with a DPAK package.
- ACS120-7SB/B from the ACS family with a DPAK package.
- TN1515-600BTR/B from the SCR family with a DPAK package.

See referenced Datasheet document from more information.



4.2 Construction note

See referenced Product Baseline for detailed information.

	T835-600B-TR/7K		
Wafer/Die fab. information			
Wafer fab manufacturing location	ST TOURS (France)		
Technology	Mesa		
Process family	Triacs		
Wafer Testing (EWS) information			
Electrical testing manufacturing location	ST TOURS (France)		
Assembly information			
Assembly site	ST LONGGANG (china)		
Package description	DPAK		
Molding compound	Epoxy resin		
Final testing information			
Testing location	ST SHENZHEN (China)		



	TN1515-600BTR/7K
Wafer/Die fab. information	
Wafer fab manufacturing location	ST TOURS (France)
Technology	Top glass
Process family	SCR
Wafer Testing (EWS) information	
Electrical testing manufacturing location	ST TOURS (France)
Assembly information	
Assembly site	ST LONGGANG (china)
Package description	DPAK
Molding compound	Epoxy resin
Final testing information	
Testing location	ST SHENZHEN (China)

	ACS120-7SB-TR/7				
Wafer/Die fab. information					
Wafer fab manufacturing location	ST TOURS (France)				
Technology	Planar				
Process family	ACS				
Wafer Testing (EWS) information					
Electrical testing manufacturing location	ST TOURS (France)				
Assembly information					
Assembly site	ST LONGGANG (china)				
Package description	DPAK				
Molding compound	Epoxy resin				
Final testing information					
Testing location	ST SHENZHEN (China)				



5 TESTS RESULTS SUMMARY

5.1 Test vehicle

Lot #	Diffusion Lot	Process/ Package	Part number	Comments
1	VU952M44	DPAK	T835-600B- TR/7K	Qualification lot
2	VU926M13	DPAK	TN1515- 600BTR/7K	Qualification lot
3	VU010096	DPAK	ACS120-7SB- TR/7	Qualification lot

Detailed results in below chapter will refer to P/N and Lot #.

5.2 Test plan and results summary

T835-600B-TR/7K

Test	РС	Std ref.	Conditions	ss	Steps	Failure/SS	Note	
Test PC			Contraction of the second seco		0.0000	Lot 1		
package	ackage Oriented Tests							
			Eval MSL1:		Final		MQL 1	
Precond	Υ	Y JESD22 A- 113	Store 168 H @ Ta=85°C Rh=85%	25	test at	0/25	compliant	
			Over Reflow @ Tpeak=260°C 3times		25DC			
					100	0/25		
то	v	, JESD22 A-	JESD22 A- 104 Ta= [-65C +150C]; 2cycles/hours	25	cycles	0/25		
	T	104			350	0/25		
					cycles	0/25		
ILHAST	V	JESD22-	130C 85%HR 2 3 BAR	25	96h	0/25		
0-11401	1	A110-B	1300 03 /01 IIX 2,3 DAIX	20	3011	0/20		

TN1515-600BTR/7K

Tost	PC Std ref Conditions SS		99	Stone	Failure/SS	Noto		
TESL	FC	Stu lei.	Conditions		Steps	Lot 2	Note	
package	backage Oriented Tests							
			Eval MSL1:		Final		MQL 1	
Precond	Υ	Y JESD22 A- 113	Store 168 H @ Ta=85°C Rh=85%	25	test at	0/25	compliant	
			Over Reflow @ Tpeak=260°C 3times		25DC			
			JESD22 A- 104 Ta= [-65C +150C]; 2cycles/hours 2	25	100	0/25		
тс	\mathbf{v}	Y JESD22 A- 104			cycles			
	1				350	0/25		
					cycles	0/25		
П-НАСТ	~	JESD22-	130C 85%HR 2 3 BAR	25	96h	0/25		
	1	A110-B	1000 00 /m IK 2,0 DAK	20	5011	0/20		

ACS120-7SB-TR/7

Tost	PC Std rof		Std ref Conditions	66	Stone	Failure/SS	Noto
Test	FC	Stu lei.	Conulions		Steps	Lot 3	Note
package	Orie	nted Tests		-		-	
		Y JESD22 A- 113	Eval MSL1:	25	Final	0/25	MSL1
Precond	Υ		Store 168 H @ Ta=85°C Rh=85%		test at		
			Over Reflow @ Tpeak=260°C 3times		25DC		compliant
тс	<		$T_{2} = \begin{bmatrix} 650 \\ 1500 \end{bmatrix}$; 20velos/bours	25	100	0/25	
IC IC	ř	JESD22 A-	Ta= [-65C +150C], 20ycles/hours	20	cycles	0/20	



IMS (Industrial & Multisegment sector) APM (Analog, Power, MEMs) Group ASD & IPAD division Quality and Reliability

Report ID : 10151QRP-RevA

Test	PC	Std ref.	Conditions	SS	Steps	Failure/SS	Note
		104			350 cycles	0/25	
U-HAST	Y	JESD22- A110-B	130C 85%HR 2,3 BAR	25	96h	0/25	

Note : All the preconditioning have been done with the MSL1 condition



6 ANNEXES

6.1 Tests Description

Test name	Description	Purpose
Die Oriented		
Package Oriented	-	
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.
U-HAST	The device is not biased under 130°C 85% RH during 96 hours, or equivalent 110°C 85% RH during 264 hours, minimizing its internal power dissipation.	The Highly-Accelerated Temperature and Humidity Stress Test is performed for the purpose of evaluating the reliability of non- hermetic packaged solid-state devices in humid environments. It employs severe conditions of temperature, humidity, and bias which accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective material and the metallic conductors which pass through it. The stress usually activates the same failure mechanisms as the "85/85" Steady-State Humidity Life Test (THB).
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.



Rel 11-10

Reliability Report On Assembly and Testing Location Transfer within China from Shenzhen to Long Gang for DPAK package

General	Information	Locations			
Product Lines Product Description	BA19-EL6C-EZ62-EZ82	Wafer fab		BA19 / EZ82 Ang Mo Kio (Singapore) EL6C / EZ62	
•	NPN Power BIPOLAR			Catania (ITALY)	
Commercial Products	MJD3055T4 STD20NF06LT4 STD4NK60ZT4 STD3NK80ZT4	Assembly	plant	LONGGANG (China)	
Product Group	IMS – APM	Reliability	Lab	IMS-APM Catania Reliability Lab	
Product division	Power Transistor Division				
Package	DPAK				
Silicon Process technology	N-Channel Power MOSFET NPN Power BIPOLAR				

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	August-2010	12	G.Montalto	G.Falcone	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APP	LICABLE AND REFERENCE DOCUMENTS	3
2	GLO	SSARY	3
3	REL	ABILITY EVALUATION OVERVIEW	3
	3.1	OBJECTIVES	3
	3.2	CONCLUSION	3
4	DEV	ICE CHARACTERISTICS	4
	4.1	DEVICE DESCRIPTION	4
	4.2	CONSTRUCTION NOTE	4
5	TES	IS RESULTS SUMMARY	8
	5.1	Test vehicle	8
	5.2	RELIABILITY TEST PLAN AND RESULTS SUMMARY	8
A	NEX	ES 6.0	12
	6.1Ti	ESTS DESCRIPTION	12



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

2 GLOSSARY

DUT	Device Under Test
SS	Sample Size

<u>3</u> RELIABILITY EVALUATION OVERVIEW

3.1 Objectives

Qualifications of Long Gang as Assembly and Testing Location for DPAK package.

3.2 Conclusion

The reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.



<u>4</u> DEVICE CHARACTERISTICS

4.1 Device description

Power Bipolar, Power MOSFET technology.

4.2 Construction note

D.U.T.: MJD3055T4 LINE: BA19 PACKAGE: DPAK

Wafer/Die fab. Information	
Wafer fab manufacturing location	AMK (Singapore)
Technology	Planar NPN Power BIPOLAR
Die finishing back side	AuAs/Cr/Ni/Au
Die size	2240 x 1940 um
Metal	Al/Si
Passivation type	P-Vapox

Wafer Testing (EWS) information		
Electrical testing manufacturing location	AMK (Singapore)	
Test program	WPIS	

Assembly information	
Assembly site	LONGGANG (China)
Package description	DPAK
Molding compound	Epoxy Resin
Frame material	Raw Copper - Frame coating Ni/NiP
Die attach process	Soft Solder
Die attach material	Pb/Sn/Ag
Wire bonding process	Ultrasonic
Wires bonding materials	7 mils Al Base – 10 mils Al Emitter
Lead finishing/bump solder material	Pure Tin

Final testing information	
Testing location	LONGGANG (China)
Tester	IP TEST



D.U.T.: STD20NF06LT4 LINE: EL6C PACKAGE: DPAK

Wafer/Die fab. Information		
Wafer fab manufacturing location	Catania (ITALY)	
Technology	Power MOSFET STripFET Technology	
Die finishing back side	Ti-Ni-Au	
Die size	2550x1950 um	
Metal	Al/Si	
Passivation type	None	

Wafer Testing (EWS) information		
Electrical testing manufacturing location	Catania (ITALY)	
Test program	WPIS	

Assembly information	
Assembly site	LONGGANG (China)
Package description	DPAK
Molding compound	Epoxy Resin
Frame material	Raw Copper - Frame coating Ni/NiP
Die attach process	Soft Solder
Die attach material	Pb/Ag/Sn
Wire bonding process	Ultrasonic
Wires bonding materials	5 mils Al/Mg Gate Pad – 10 mils Al Source Pad
Lead finishing/bump solder material	Pure Tin

Final testing information	
Testing location	LONGGANG (China)
Tester	IP TEST



D.U.T.: STD4NK60ZT4 LINE: EZ62 PACKAGE: DPAK

Wafer/Die fab. information		
Wafer fab manufacturing location	Catania (ITALY)	
Technology	Power MOSFET SuperMESH Technology	
Die finishing back side	Ti-Ni-Au	
Die size	3180x2650 um	
Metal	Al/Si	
Passivation type	Nitride	

Wafer Testing (EWS) information	
Electrical testing manufacturing location	Catania (ITALY)
Test program	WPIS

Assembly information	
Assembly site	LONGGANG (China)
Package description	DPAK
Molding compound	Epoxy Resin
Frame material	Raw Copper - Frame coating selected Ni
Die attach process	Soft Solder
Die attach material	Pb/Ag/Sn
Wire bonding process	Termosonic
Wires bonding materials	2 mils Cu
Lead finishing/bump solder material	Pure Tin

Final testing information	
Testing location	LONGGANG (China)
Tester	IP TEST



D.U.T.: STD3NK80ZT4 LINE: EZ82 PACKAGE: DPAK

Wafer/Die fab. information					
Wafer fab manufacturing location	AMK (Singapore)				
Technology	Power MOSFET SuperMESH Technology				
Die finishing back side	Ti-Ni-Au				
Die size	3280x2680 um				
Metal	Al/Si				
Passivation type	Nitride				

Wafer Testing (EWS) information					
Electrical testing manufacturing location	AMK (Singapore)				
Test program	WPIS				

Assembly information					
Assembly site	LONGGANG (China)				
Package description	DPAK				
Molding compound	Epoxy Resin				
Frame material	Raw Copper - Frame coating Ni/NiP				
Die attach process	Soft Solder				
Die attach material	Pb/Ag/Sn				
Wire bonding process	Ultrasonic				
Wires bonding materials	5 mils Al/Mg - 10 mils Al Source Pad				
Lead finishing/bump solder material	Pure Tin				

Final testing information					
Testing location LONGGANG (China)					
Tester	IP TEST				



5 TESTS RESULTS SUMMARY

5.1 Test vehicle

Lot #	Process/ Package	Product Line	Comments
1	MJD3055T4	BA19	Power BIPOLAR
2	STD20NF06LT4	EL6C	Power MOSFET
3	STD4NK60ZT4	EZ62	Power MOSFET
4	STD3NK80ZT4	EZ82	Power MOSFET

5.2 Reliability test plan and results summary

D.U.T.: MJD3055T4 LINE: BA19 PACKAGE: DPAK

Tost	PC	Std rof	Conditions	66	Stone	Failure/SS			Noto
1631		Sturei.	Conditions	33	Steps	Lot 1	Lot 2	Lot 3	NOLE
Die orien	Die oriented test								
					168 H	0/77			
HTRB	Ν		T.A.=150℃, Bias 48V	77	500 H	0/77			
		A-100			1000 H	Running			
					168 H	0/77			
HTSL	Ν	Δ-103	TA=150℃	77	500 H	0/77			
		A-103			1000 H	Running			
Package	oriente	ed tests							
PC	-	JESD22- A113-B	DRYNG 24H @ 125℃ STORE 168H @ TA=85℃ RH=85% IR Reflow @ 260℃ 3 times		Final	Pass			
AC	Ν	JESD22 A-102	Pa=2Atm / Ta=121℃		96 H	0/77			
					100 cy	0/77			
тс	Y	JESD22	TA=-65C TO +150C	77	200 cy	0/77			
		A-104			500 cy	Running			
					168 H	0/77			
THB	Y	JESD22	$1A=00C, R\Pi=00\%$ 1/bias=50/	77	500 H	0/77			
		A-101	v bias=50 v		1000 H	Running			



D.U.T.: STD20NF06LT4 LINE: EL6C PACKAGE: DPAK

Tost	PC	Std rof	Conditions	66	Steps	Failure/SS			Note
1631	FC	Sturei.	Conditions	33		Lot 1	Lot 2	Lot 3	Note
Die oriented test									
					168 H	0/77			
HTRB	N		TA = 150℃, Vbias=48V	77	500 H	0/77			
		A-100			1000 H	Running			
					168 H	0/77			
HTFB	N		Tj=150℃, Vbias=20V	77	500 H	0/77			
		A-100			1000 H	Running			
					168 H	0/77			
HTSL	N	JESD22	TA=150℃	77	500 H	0/77			
		A-103			1000 H	Running			
Package	oriente	ed tests							
PC	-	JESD22- A113-B	DRYNG 24H @ 125℃ STORE 168H @ TA=85℃ RH=85% IR Reflow @ 260℃ 3 times		Final	Pass			
AC	Ν	JESD22 A-102	Pa=2Atm / Ta=121℃		96 H	0/77			
					100 cy	0/77			
тс		TA=-05C TO +150C	77	200 cy	0/77				
		A-104			500 cy	Running			
		IESDOO			168 H	0/77			
THB	Y		A=03 C, KH=03%	77	500 H	0/77			
		A-101	VDIAS=50V		1000 H	Running			



D.U.T.: STD4NK60ZT4 LINE: EZ62 PACKAGE: DPAK

Tost	PC	Std rof	Conditions	66	Steps	Failure/SS			Note
1631	FC	Sturei.	Conditions	33		Lot 1	Lot 2	Lot 3	Note
Die oriented test									
					168 H	0/77			
HTRB	N		TA = 150℃, Vbias=480V	77	500 H	0/77			
		A-100			1000 H	Running			
					168 H	0/77			
HTFB	N		Tj=150℃, Vbias=30V	77	500 H	0/77			
		A-100			1000 H	Running			
		IESD22			168 H	0/77			
HTSL	N	JESD22	TA=150℃	77	500 H	0/77			
		A-103			1000 H	Running			
Package	oriente	ed tests							
PC	-	JESD22- A113-B	DRYNG 24H @ 125℃ STORE 168H @ TA=85℃ RH=85% IR Reflow @ 260℃ 3 times		Final	Pass			
AC	Ν	JESD22 A-102	Pa=2Atm / Ta=121℃		96 H	0/77			
					100 cy	0/77			
тс	Y	JESD22	TA=-65C TO +150C	77	200 cy	0/77			
		A-104			500 cy	Running			
		IESDOO			168 H	0/77			
THB	Y		$A=00$ C, $K\Pi=00\%$	77	500 H	0/77			
A-10	A-TUT VDIAS=1	V DIAS= 100 V		1000 H	Running				



D.U.T.: STD3NK80ZT4 LINE: EZ82 PACKAGE: DPAK

Tost	PC	Std rof	Conditions	22	Steps	Failure/SS			Noto	
1631	FC	Stu lei.	Conditions	33		Lot 1	Lot 2	Lot 3	Note	
Die orien	Die oriented test									
		158022			168 H	0/77				
HTSL	Ν	JESD22 A-103	TA=150℃	77	500 H	0/77				
		A-103			1000 H	Running				
Package	oriente	ed tests								
PC	-	JESD22- A113-B	DRYNG 24H @ 125℃ STORE 168H @ TA=85℃ RH=85% IR Reflow @ 260℃ 3 times		Final	Pass				
AC	Ν	JESD22 A-102	Pa=2Atm / Ta=121℃		96 H	0/77				
		156022			100 cy	0/77				
тс	Y	JESD22 A-104	TA=-05 C TO +150 C	77	200 cy	0/77				
		77 104			500 cy	Running				
			TA-85° RH-85%		168 H	0/77				
THB	Y	A-101	Vbias=100V	77	500 H	0/77				
			10100		1000 H	Running				



ANNEXES 6.0

6.1Tests Description

Test name	Description	Purpose
HTRB High Temperature Reverse Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions:	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way.
HTGB High Temperature Forward (Gate) Bias	 low power dissipation; max. supply voltage compatible with diffusion process and internal circuitry limitations; 	To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.
AC Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
THB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2010 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morroco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com